Caches

Core 0

Core 1

(a): Before Init

DRAM

PSP

Caches

Core 0

Core 1

(b): During SNP Init

DRAM

PSP

Caches

Core 0

Core 1

DRAM

PSP

(c): After SNP Init