- 👋 Hi, I’m Anderson Hsieh
- I'm a 4th-year Computer Engineering student at the University of Waterloo.
- Started my tech journey from mobile software, to backend server development, I now focus on digital hardware and ASIC design. Check out my resume for more details!
- I believe the best way to learn is through personal projects. My most recent one is the WF8 8-bit Microproessor, where I implemented hardware in Verilog to run programs written in my own custom ISA.
- I am also currently in charge of the task/order management system for Bristle Co. Ltd, a wheel brush manufacturing company located in Taoyuan Taiwan. Check out Bristle under my Github profile -> Organizations for more!
- My short-term goal is to explore analog circuit design and utilize Tiny Taypeout and Skywater130 pdk.
- Looking for full-time opportunities in semiconductor fields, please feel free to reach out to me if opportunities come across.
From Taoyuan, Taiwan || CE @ Uwaterloo
- San Francisco, CA
- in/anderson-hsieh-6003a41ba
Pinned Loading
-
-
bpsk_modem
bpsk_modem PublicThe DSP portion of a final year capstone from University of Waterloo ECE 2025 students
VHDL
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
