-
Notifications
You must be signed in to change notification settings - Fork 1.7k
Pull requests: gem5/gem5
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Improved EventQueue comparison efficiency and update pointer handling to modern C++ standards
#3011
opened Mar 14, 2026 by
exemburg
Loading…
github: Get code coverage for all tests and upload to Codecov
github
gem5 files necessary for GitHub integration. Found in ".github"
#3007
opened Mar 12, 2026 by
erin-le
Loading…
tests, arch-arm: Update arm fs tests to use
obtain_resources
#3003
opened Mar 11, 2026 by
Harshil2107
•
Draft
arch-riscv: save RISCV PMP table to checkpoint
arch-riscv
The RISC-V ISA
#3001
opened Mar 11, 2026 by
erin-le
Loading…
Updates to SE mode to run more Arm/x86/RISC-V binaries
arch-arm
The ARM ISA
sim-se
gem5's Syscall Emulation Mode
#2998
opened Mar 10, 2026 by
powerjg
Loading…
arch-x86: Revert " implement FSGSBASE"
arch-x86
The X86 ISA
#2996
opened Mar 9, 2026 by
BobbyRBruce
•
Draft
arch-riscv: Implement several RVV integer instructions
arch-riscv
The RISC-V ISA
#2994
opened Mar 9, 2026 by
amatabsc
Loading…
build(deps): bump markdown from 3.4.3 to 3.8.1 in /util/gem5-resources-manager
dependencies
Pull requests that update a dependency file
python
gem5's Python SimObject wrapping and infrastructure
#2991
opened Mar 6, 2026 by
dependabot
bot
Loading…
sim,python: Document and name the hypercall exit APIs
python
gem5's Python SimObject wrapping and infrastructure
sim
General gem5 Simulation Components
#2983
opened Mar 3, 2026 by
BobbyRBruce
•
Draft
build: replace SCons with CMake+Ninja and Bazel build systems
misc
Anything outside of the current labeling categories
scons
Scons. gem5's Build System
#2969
opened Feb 28, 2026 by
SihaoLiu
Loading…
misc: Add workflow to get code coverage of CI tests and upload to Codecov
github
gem5 files necessary for GitHub integration. Found in ".github"
misc
Anything outside of the current labeling categories
Implement arm linux syscall 403 clock_gettime
arch-arm
The ARM ISA
#2960
opened Feb 24, 2026 by
dbear496
Loading…
configs: implement MI300X PSP partitioning
configs
gem5's Preprepared Python Configuration scripts. Typically found in "configs"
gpu
gem5's GPU Simulation infrastructure
#2959
opened Feb 24, 2026 by
ronpower7
Loading…
build(deps): bump flask from 2.3.2 to 3.1.3 in /util/gem5-resources-manager
dependencies
Pull requests that update a dependency file
python
gem5's Python SimObject wrapping and infrastructure
#2954
opened Feb 20, 2026 by
dependabot
bot
Loading…
RISC-V: Refine CSR Serialization Handling in O3 CPU
arch-riscv
The RISC-V ISA
cpu-o3
gem5's Out-Of-Order CPU
#2944
opened Feb 12, 2026 by
hossein-mokhtarnia
Loading…
build(deps): bump cryptography from 44.0.1 to 46.0.5 in /util/gem5-resources-manager
dependencies
Pull requests that update a dependency file
python
gem5's Python SimObject wrapping and infrastructure
#2937
opened Feb 11, 2026 by
dependabot
bot
Loading…
stdlib: Added the Accelwattch Power Model to the stdlib
stdlib
The gem5 standard library. Code typically found under "src/pythongem5"
#2934
opened Feb 6, 2026 by
poal023
Loading…
mem-dram: added stat for number of precharge commands issued
mem
General Memory Systems (e.g., XBar, Packet)
#2933
opened Feb 6, 2026 by
poal023
Loading…
cpu-o3: restore PR #2657 and fix dependency graph cleanup on squash
cpu-o3
gem5's Out-Of-Order CPU
#2930
opened Feb 4, 2026 by
BobbyRBruce
Loading…
stdlib: Added support for power models
stdlib
The gem5 standard library. Code typically found under "src/pythongem5"
#2929
opened Feb 4, 2026 by
poal023
Loading…
dev-amdgpu: Adding/modifying GPU stats to track different inst types
gpu
gem5's GPU Simulation infrastructure
gpu-compute
gem5's GPU Compute Code
mem-ruby
Ruby caches, structures, and protocols
#2928
opened Feb 4, 2026 by
poal023
Loading…
Previous Next
ProTip!
What’s not been updated in a month: updated:<2026-02-17.