Skip to content
View 3lvd's full-sized avatar

Block or report 3lvd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 1541ultimate 1541ultimate Public

    Forked from GideonZ/1541ultimate

    Official GIT archive of 1541 ultimate II sources

    C 1

  2. ay-3-8910_reverse_engineered ay-3-8910_reverse_engineered Public

    Forked from lvd2/ay-3-8910_reverse_engineered

    The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack.

    Verilog 1

  3. A-Z80 A-Z80 Public

    Forked from gdevic/A-Z80

    An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs

    HTML

  4. 1801vm1_playground 1801vm1_playground Public

    Forked from lvd2/1801vm1_playground

    Some games to play with vslav's reverse-engineered 1801vm1

    Verilog

  5. A600_8mb_2008 A600_8mb_2008 Public

    Forked from lvd2/A600_8mb_2008

    My old A600 memory expansion project, as of 2008.

    Scheme

  6. A1200-8MB A1200-8MB Public

    Forked from electrified/A1200-8MB

    This is a 8MB FastRam board for A1200