Skip to content
View Haseeb718's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report Haseeb718

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Final-Year-Project Final-Year-Project Public

    All the related schematics and codes regarding the project can be found here.

    C++ 1

  2. Software-Projects Software-Projects Public

    C++ 1

  3. Hardware-Projects Hardware-Projects Public

    Assembly 1

  4. Zynq-ADS1115-I2C-Interface Zynq-ADS1115-I2C-Interface Public

    Complete Verilog implementation to interface ADS1115 ADC with Xilinx Zynq FPGA over I2C – features continuous mode, AXI register map, UART hex output, and integrated debugging.

    Verilog 1

  5. Fpga-Verilog-MCP4725-DAC-I2C-Interface Fpga-Verilog-MCP4725-DAC-I2C-Interface Public

    Synthesizable Verilog I2C master controller for the Microchip MCP4725 12-bit DAC, targeting FPGA. Implements a 100 kHz I2C bus, 7-state FSM, and 4-byte write protocol to set analog output voltage v…

    Verilog 1

  6. Portfolio.github.io Portfolio.github.io Public

    CSS