RISC-V-processor

RISC V processor supporting sd, ld and R type add instruction.

Name		Name	Last commit message	Last commit date
Latest commit History 4 Commits
ALU.vhd		ALU.vhd
ALU_control.vhd		ALU_control.vhd
Instruction_memory.vhd		Instruction_memory.vhd
README.md		README.md
control.vhd		control.vhd
data_memory.vhd		data_memory.vhd
imm_gen.vhd		imm_gen.vhd
processor.vhd		processor.vhd
register_file.vhd		register_file.vhd
test_bench.vhd		test_bench.vhd

Provide feedback