GitHub - openrisc/or1200: OpenRISC 1200 implementation · GitHub

Name		Name	Last commit message	Last commit date
Latest commit History 48 Commits
bench		bench
doc		doc
lib		lib
lint		lint
rtl/verilog		rtl/verilog
sim		sim
syn/synopsys		syn/synopsys

About

OpenRISC 1200 implementation

Custom properties

Report repository

Releases

No releases published

Packages

Contributors

Languages

Verilog 99.6%
Other 0.4%