Aprender a diseñar sistemas digitales sintetizables en FPGAs usando SOLO herramientas libres #verilog #icestorm #lattice #Linux
rjaras/open-fpga-verilog-tutorial
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- Verilog 47.2%
- Makefile 19.3%
- SystemVerilog 18.1%
- Rocq Prover 9.4%
- Python 5.6%
- Assembly 0.4%