Tomasulos-FPGA

A CPU implementation involving Tomasulo's algorithm for ENEL429 in VHDL.

Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
CPU		CPU
CPU.7z		CPU.7z
CarryRippleAdder.pdf		CarryRippleAdder.pdf
DesignCPU.pdf		DesignCPU.pdf
ENEL353_PROJ2_CPU_Report.docx		ENEL353_PROJ2_CPU_Report.docx
README.md		README.md
TIming Diagrams.pdf		TIming Diagrams.pdf
Timing.pdf		Timing.pdf
VHDL Summary.pdf		VHDL Summary.pdf
alu code.txt		alu code.txt
cpu.log		cpu.log
cpu.make		cpu.make
cpu.mhs		cpu.mhs
cpu.mss		cpu.mss
cpu.xmp		cpu.xmp
cpu_incl.make		cpu_incl.make
std_logic_unsigned.vhd		std_logic_unsigned.vhd
std_logic_unsigned.vhdl		std_logic_unsigned.vhdl
working adder.txt		working adder.txt

Provide feedback