Skip to content
#

osu018

Star

Here is 1 public repository matching this topic...

Project-4-SPI-Controller-Timing-Closure-and-Physical-Sign-off

PreethamSK163 / Project-4-SPI-Controller-Timing-Closure-and-Physical-Sign-off

Star 0

A hands-on implementation of physical design for a Serial Peripheral Interface (SPI) controller — progressing from RTL Verilog through synthesis, placement, static timing analysis, routing, DRC, LVS, and GDSII generation using the open-source Qflow EDA toolchain with OSU018 standard cell library.

yosys physical-design open-source-eda spi-controller qflow magic-vlsi rtl-to-gdsii osu018
  • Updated Apr 3, 2026

Improve this page

Add a description, image, and links to the osu018 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the osu018 topic, visit your repo's landing page and select "manage topics."

Learn more