Skip to content
View jackmcellin's full-sized avatar

Highlights

  • Pro

Organizations

@SFI-Lero @bdsul

Block or report jackmcellin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. riscvsoc riscvsoc Public

    A RV32EC based SoC.

    Verilog 3 1

  2. avert avert Public

  3. yosys yosys Public

    Forked from YosysHQ/yosys

    Yosys Open SYnthesis Suite

    C++

  4. verilator verilator Public

    Forked from verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    SystemVerilog

  5. iverilog iverilog Public

    Forked from steveicarus/iverilog

    Icarus Verilog

    C++

  6. OpenSTA OpenSTA Public

    Forked from The-OpenROAD-Project/OpenSTA

    OpenSTA engine

    C++