GitHub - vehar/Design_A_CPU: Design a CPU in VHDL

Name		Name	Last commit message	Last commit date
Latest commit History 238 Commits
Assembler		Assembler
CPU_Code		CPU_Code
Docs		Docs
Peripherals		Peripherals
db		db
greybox_tmp		greybox_tmp
incremental_db		incremental_db
output_files		output_files
.gitattributes		.gitattributes
ALU.vhd		ALU.vhd
CPU_top.vhd		CPU_top.vhd
CPU_top.vhd.bak		CPU_top.vhd.bak
Debounce.vhd		Debounce.vhd
GreyCode.vhd		GreyCode.vhd
IOP_ROM.cmp		IOP_ROM.cmp
IOP_ROM.qip		IOP_ROM.qip
IOP_ROM.vhd		IOP_ROM.vhd
ProgramCounter.vhd		ProgramCounter.vhd
README.mediawiki		README.mediawiki
ROM_1KW.cmp		ROM_1KW.cmp
ROM_1KW.qip		ROM_1KW.qip
ROM_1KW.vhd		ROM_1KW.vhd
RegisterFile.vhd		RegisterFile.vhd
Shifter.vhd		Shifter.vhd
cpu_001.qpf		cpu_001.qpf
cpu_001.qsf		cpu_001.qsf
cpu_001.qws		cpu_001.qws
cpu_001.vhd		cpu_001.vhd
cpu_001.vhd.bak		cpu_001.vhd.bak
cpu_001_Pkg.vhd		cpu_001_Pkg.vhd
cpu_001_assignment_defaults.qdf		cpu_001_assignment_defaults.qdf
lifo.vhd		lifo.vhd

Provide feedback