Popular repositories Loading

1. 5-bit-CLA 5-bit-CLA Public

   Transistor-level design of a 5-bit Carry Look-Ahead Adder using Static Manchester Carry Chain (MCC) with pre- and post-layout SPICE simulations and Magic layout in 180nm CMOS.

   Verilog

2. signal-processing-course-project signal-processing-course-project Public

   Signal Processing Course Project

   MATLAB

3. non-ideal-sampling-reconstruction non-ideal-sampling-reconstruction Public

   Reconstruction of band-limited signals sampled under non-ideal conditions, specifically sampling-time jitter, using sinc-based interpolation and matrix inversion methods implemented in MATLAB.

   MATLAB

4. VLSI-Design-IIITH VLSI-Design-IIITH Public

   Assignments, projects, question papers, textbooks, and reference material for VLSI Design course

   Verilog

5. Probability-and-Random-Processes-IIITH Probability-and-Random-Processes-IIITH Public

   Assignments, tutorials, question papers, textbooks, and reference materials for Probability and Random Processes course

6. riscv-pipeline-simulator riscv-pipeline-simulator Public

   A 5-stage pipelined RISC-V processor implemented in Verilog with hazard detection unit and data forwarding.

   Verilog